Posted today · be early
RTL Design Engineer
Cyient
Bangalore, Karnataka, IndiaPosted today
Skill Required
VerilogdesignEmbedded CI2Cand
Role overview
and implement digital micro-architecture for SoC/IP blocks. Design and integrate modules related to: Motor Control Systems ...